A parameterized timing-aware flip-flop merging algorithm for clock power reduction | IEEE Conference Publication | IEEE Xplore