Fast chip-package-PCB coanalysis methodology for power integrity of multi-domain high-speed memory: A case study | IEEE Conference Publication | IEEE Xplore