General floorplanning methodology for 3D ICs with an arbitrary bonding style | IEEE Conference Publication | IEEE Xplore