Architecture and optimization of associative memories used for the implementation of logic functions based on nanoelectronic 1S1R cells | IEEE Conference Publication | IEEE Xplore