Detailed Placement for IR Drop Mitigation by Power Staple Insertion in Sub-10nm VLSI | IEEE Conference Publication | IEEE Xplore