Design of Hardware-Friendly Memory Enhanced Neural Networks | IEEE Conference Publication | IEEE Xplore