STAIR: High Reliable STT-MRAM Aware Multi-Level I/O Cache Architecture by Adaptive ECC Allocation | IEEE Conference Publication | IEEE Xplore