Parasitic-Aware Analog Circuit Sizing with Graph Neural Networks and Bayesian Optimization | IEEE Conference Publication | IEEE Xplore