Physically and Algorithmically Secure Logic Locking with Hybrid CMOS/Nanomagnet Logic Circuits | IEEE Conference Publication | IEEE Xplore