Aiding to Multimedia Accelerators: A Hardware Design for Efficient Rounding of Binary Floating Point Numbers | IEEE Conference Publication | IEEE Xplore