FPGA-Based Accelerator for Rank-Enhanced and Highly-Pruned Block-Circulant Neural Networks | IEEE Conference Publication | IEEE Xplore