Processor Verification using Symbolic Execution: A RISC-V Case-Study | IEEE Conference Publication | IEEE Xplore