A Design of Data Path Based on CMOS Logic for a 72-Gb/s PAM-4 Transmitter in 28-nm CMOS | IEEE Conference Publication | IEEE Xplore