2-stage ESD protection circuit with high holding voltage and low trigger voltage for high voltage applications | IEEE Conference Publication | IEEE Xplore