Design-Time Railway Capacity Verification using SAT modulo Discrete Event Simulation | IEEE Conference Publication | IEEE Xplore