Optimizing streaming stencil time-step designs via FPGA floorplanning | IEEE Conference Publication | IEEE Xplore