Enabling partial reconfiguration and low latency routing using segmented FPGA NoCs | IEEE Conference Publication | IEEE Xplore