Find the real speed limit: FPGA CAD for chip-specific application delay measurement | IEEE Conference Publication | IEEE Xplore