Leveraging PVT-Margins in Design Space Exploration for FPGA-based CNN Accelerators | IEEE Conference Publication | IEEE Xplore