A High-Performance Parallel Computation Hardware Architecture in ASIC of SHA-256 Hash | IEEE Conference Publication | IEEE Xplore