A High-Performance Parallel Hardware Architecture of SHA-256 Hash in ASIC | IEEE Conference Publication | IEEE Xplore