A method to manage unknown values generation and propagation during gate level simulations of multi-clock digital circuits | IEEE Conference Publication | IEEE Xplore