Design of memory subsystem for wide input data range in the SALT ASIC | IEEE Conference Publication | IEEE Xplore