Optimization of the VeSFET Structure Dedicated to Basic Logic Cells in VeSTIC Technology | IEEE Conference Publication | IEEE Xplore