Towards Embedded Systems Formal Verification Translation from SysML into Petri Nets | IEEE Conference Publication | IEEE Xplore