An 8nm All-Digital 7.3Gb/s/pin LPDDR5 PHY with an Approximate Delay Compensation Scheme | IEEE Conference Publication | IEEE Xplore