All-Digital Closed-Loop Unified Retention/Wake-Up Clamp in a 10nm 4-Core x86 IP | IEEE Conference Publication | IEEE Xplore