Loading [a11y]/accessibility-menu.js
A 56GHz Receiver Analog Front End for 224Gb/s PAM-4 SerDes in 10nm CMOS | IEEE Conference Publication | IEEE Xplore

A 56GHz Receiver Analog Front End for 224Gb/s PAM-4 SerDes in 10nm CMOS


Abstract:

A receiver analog front end (AFE) suitable for a 224 Gb/s PAM-4 long-reach ADC-based SerDes receiver is implemented in Intel 10nm FinFET process. The AFE consists of dist...Show More

Abstract:

A receiver analog front end (AFE) suitable for a 224 Gb/s PAM-4 long-reach ADC-based SerDes receiver is implemented in Intel 10nm FinFET process. The AFE consists of distributed input matching network and a hybrid peaking CTLE followed by a VGA that drives an interleaved ADC used for characterization. The AFE achieves 19dB boost and 11.7dB peak gain at 54GHz while consuming 60mW.
Date of Conference: 13-19 June 2021
Date Added to IEEE Xplore: 28 July 2021
ISBN Information:

ISSN Information:

Conference Location: Kyoto, Japan

References

References is not available for this document.