Block-level Evaluation and Optimization of Backside PDN for High-Performance Computing at the A14 node | IEEE Conference Publication | IEEE Xplore