As a guest user you are not logged in or recognized by your IP address. You have
access to the Front Matter, Abstracts, Author Index, Subject Index and the full
text of Open Access publications.
A parallel algorithm mapped onto multiple Field Programmable Gate Arrays (FPGAs) and CPUs needs to communicate and synchronise data between the FPGAs' digital logic micro-architectures and the CPU(s). A reconfigurable logic API for the FPGA and the CPU can assist the system programmer with mapping the parallel algorithm across the available resources. This work investigates alternative ways of implementing the reconfigurable logic API.
This website uses cookies
We use cookies to provide you with the best possible experience. They also allow us to analyze user behavior in order to constantly improve the website for you. Info about the privacy policy of IOS Press.
This website uses cookies
We use cookies to provide you with the best possible experience. They also allow us to analyze user behavior in order to constantly improve the website for you. Info about the privacy policy of IOS Press.