As a guest user you are not logged in or recognized by your IP address. You have
access to the Front Matter, Abstracts, Author Index, Subject Index and the full
text of Open Access publications.
The data flow computation is friendly to parallel processing. However, modeling of an asynchronous data flow processor in very-large-scale-integrated-circuit (VLSI) design often needs specific tools. This paper will propose a data flow architecture and a modeling method that uses common describe language-SystemC. The proposed architecture is composed of some similar units, called hold-match-fetch components. The model involves SystemC models of tokens, channels, operation units and hold-match-fetch components. The architecture and modeling method were used in a data flow advanced-encryption-standard (AES) application-specified-integrated-circuit (ASIC) implementation successfully.
This website uses cookies
We use cookies to provide you with the best possible experience. They also allow us to analyze user behavior in order to constantly improve the website for you. Info about the privacy policy of IOS Press.
This website uses cookies
We use cookies to provide you with the best possible experience. They also allow us to analyze user behavior in order to constantly improve the website for you. Info about the privacy policy of IOS Press.