Parametric analyses of attack-fault trees

Étienne André

Université Paris 13, LIPN, CNRS, F-93430, Villetaneuse, France JFLI, CNRS, Tokyo, Japan / National Institute of Informatics, Tokyo, Japan

Didier Lime École Centrale de Nantes, LS2N, CNRS, UMR 6004, Nantes, France

Mathias Ramparison *Université Paris 13, LIPN, CNRS, UMR 7030, F-93430* Villetaneuse, France Mariëlle Stoelinga

Formal Methods and Tools, University of Twente,
The Netherlands

Abstract—Risk assessment of cyber-physical systems, such as power plants, connected devices and IT-infrastructures has always been challenging: safety (i.e., absence of unintentional failures) and security (i.e., no disruptions due to attackers) are conditions that must be guaranteed. One of the traditional tools used to help considering these problems is attack trees, a treebased formalism inspired by fault trees, a well-known formalism used in safety engineering. In this paper we define and implement the translation of attack-fault trees (AFTs) to a new extension of timed automata, called parametric weighted timed automata. This allows us to parametrize constants such as time and discrete costs in an AFT and then, using the model-checker IMITATOR, to compute the set of parameter values such that a successful attack is possible. Using the different sets of parameter values computed, different attack and fault scenarios can be deduced depending on the budget, time or computation power of the attacker, providing helpful data to select the most efficient counter-measure.

Index Terms—security, attack-fault trees, parametric timed automata, IMITATOR

I. Introduction

In the past few years, the range of security breaches in the security of organizations has become larger and larger. The process of unifying them by determining relations and consequences between separated events has become more difficult: how to relate the presence of solid oxygen in a helium tank in SpaceX rocket Falcon 9 to its the explosion during firing tests? What is the cost for the attacker and the damages caused to SpaceX manufacturing plants? One of the tools available to help structure risk assessments and security analyses is *attack trees*, recommended, e. g., by NATO Research and Technology Organisation (RTO) [NAT08] and OWASP (Open Web Application Security Project) [OWA13]. *Attack trees* [Sla+98] were formalized in [Kor+10] as a popular and convenient formalism for security analysis (see [KPS14] for a survey) and are inspired by *fault trees* [FMC09; RS15]

This manuscript is the extended version of the manuscript of the same name published in the proceedings of the 19th International Conference on Application of Concurrency to System Design (ACSD 2019). The final version is available at https://ieeexplore.ieee.org/. This work is partially supported by the ANR national research program PACS (ANR-14-CE28-0002), the PHC Van Gogh project PAMPAS, by STW under the project 15474 SEQUOIA, KIA KIEM project 628.010.006 StepUp, the EU under the project 102112 SUCCESS and ERATO HASUO Metamathematics for Systems Design Project (No. JPMJER1603), JST.

a well-known formalism used in safety engineering. Bottomup computation for a single parameter (e.g., cost, probability or time of an attack), can be performed directly on attack trees [Bag+12]. Attack trees and fault trees are quite similar but differ on their gates and/or goals [Bag+12; Kor+14]. Both are constructed with leaves that model component and attack step failures or successes that propagate through the system via gates. While fault trees focus on safety properties, attack trees considerate skills, resources and risk appetite possessed by an attacker performing actions. *Attack-fault trees* (AFTs) [KS17] combine safety properties from fault trees and security conditions from attack trees; therefore gates of both fault trees and attack trees are used in this formalism.

Quantitative analysis of AFTs with multiple quantitative annotations on AFTs like cost, time, failure probabilities—which can functionally be dependent on each other—evaluates risks and helps to determine the most risky scenarios and therefore to select the most effective counter-measures.

a) Contribution: In this work, we study a more abstract version of the security problem, and we propose an approach to synthesize times and costs necessary to individual actions in order to perform a successful attack or individual failures causing the failure of the entire system. The global attack time and cost can then be expressed as a combination of the parametric unit costs. To this end, we propose a formalization of attack-fault trees using an ad-hoc extension of parametric timed automata called parametric weighted timed automata (PWTAs). PWTAs can be seen as a generalization of parametric timed automata (PTAs) [AHV93] and weighted/priced automata [Beh+01; ALP04] with only costs on transitions.

We implement our framework within the tool ATTop presented in [Kum+18], allowing to define AFTs in the Galileo format, and provide an automated translation into the IMITATOR input format [And+12].

As a proof of concept, we apply our framework to an attack tree of [KS17] and an original attack-fault tree. With the help of the parametric timed model checker IMITATOR, we are able to synthesize constraints in several dimensions; further we discuss induced possible attack and fault scenarios.

This enlarges the scope of quantitative analysis for AFTs by parameterizing multiple annotations on the AFT *at once* such as time, cost and damages and then compute for instance the optimal combination of parameter values for the attack to fail quickly while keeping damages to the system low.

b) Related work: Attack tree analysis has been studied through lattice theory [Kor+10], timed automata [KRS15; KS17; Kum+18], I/O-IMCs [KGS15; Arn+15], Bayesian networks [GIM15], Petri nets [Dal+06], stochastic games [ANP16; Her+16], etc. Uppaal has been used for model transformations in [Sch+17] and in [HV06] UML sequence diagrams are manually transformed into timed automata models. [KS17] especially tackles the problem of multiple complex risk metrics and attacker profiles, in a probabilistic and timed formalism that can be computed and analyzed using stochastical model-checking [RS14] and Uppaal SMC [Dav+15]. AFTs are modeled in the Galileo format and translated with the tool ATTop [Kum+18] into stochastic timed automata [Dav+11].

However, synthesis of multidimensional parameters (time, cost for the attacker, damages for the organization...) at once for fully timed systems is not treated in the previously cited works, and these works require testing one by one a set of possible attribute values for an AFT.

Besides, attack-defense trees are one of the most well-studied extensions of attack trees and new analysis methods are still developed [Kor+14; KW18].

In a completely different area, asynchronous hardware circuits' gates were translated into (parametric) timed automata in [Che+09]; our translation of AFTs gates into PWTAs synchronized using parallel composition shares some similarities with that approach.

c) Outline: We recall attack-fault trees in Section II. We then introduce the formalism of parametric weighted timed automata in Section III. Our translation from AFTs to PWTAs is given in Section IV. Then, we describe our implementation in Section V and report on experiments in Section VI. We conclude by discussing future works.

II. ATTACK-FAULT TREES

Attack-fault trees (AFTs) model how a safety or security goal can be refined into smaller sub-goals, represented as gates, until no further refinement is possible, represented as leaves. The leaves of the tree model are either basic component failures (BCF) or basic attack steps (BAS). Since subtrees can be shared in the literature (see e.g., [KS17]), AFTs are actually directed acyclic graphs, rather than trees. In this paper, we consider only trees without shared gates or leaves. Safety is compromised with the failure of a BCF, i. e., without any outside spark action. Security is compromised when an outside attacker causes the activation of a BAS. Following the terminology of [KS17], in this paper write that a gate or a leaf is disrupted if the output is true i.e., it succeeds, and fails otherwise. A success event (disruption) models the fact that a component (gate or leaf) is compromised i. e., the attack is successful or the component fails. In contrast, a fail event models the robustness of the component against an attacker through a BAS, or a BCF.



Figure 1: From left to right: AND, SAND, PAND, OR, SOR, XOR, FDEP, SPARE, VOT(k/n) gates

A. AFT leaves

AFT leaves are equipped with an execution time and a rich cost structure that includes the cost incurred by an attacker and the damage inflicted on the organization. In contrast to [RS15; KS17] where BCF and BAS are equipped with probability distributions, we consider both BCF and BAS as parametric time-dependent events. This allows us to compute a range of cost values, damages values and time intervals at once in order to perform operations such as optimum time values for a counter-measure while keeping damage to the organization low, and cost for the attacker high.

B. AFT gates

In order to model complex scenarios with multiple leaves, BCF and BAS have to be composed. For this purpose, logical gates are used that output either the propagation of a disruption, or not. Gates take as an input either leaves or outputs from gates in their subtrees. Logical gates used in AFTs are taken from both dynamic fault trees and attack trees: AND, PAND, SAND, OR, SOR, FDEP, SPARE, VOT(k/n), depicted in Fig. 1. These gates are the translatable ones in ATTop [Kum+18] from the Galileo format. We also added the XOR gate to improve our modeling capabilities.

AND gate propagates a disruption (i. e.,, it synchronizes a success event [KS17]) if all of its children are disrupted, regardless of the order of disruption. Children are activated initially by the AND. Children of a SAND gate are activated sequentially from left to right. After the success (disruption) of the leftmost child, the second left most child is activated, and so on until the disruption of rightmost child. If *all* children are disrupted, the SAND gate is disrupted. However, if any child fails (to be disrupted), the SAND gate directly fails. SAND gate is a specific gate of attack trees. Compared with SAND gate, all children of a PAND gate are activated initially when the PAND gate is activated. The rest of the execution is similar to a SAND gate, and propagates a disruption if all children are disrupted from left to right (which in contrast is not mandatory for an AND gate), otherwise the PAND gate fails.

OR gate propagates a disruption if at least one of its children is disrupted. Children are activated initially by the OR gate. Similarly to a SAND gate, children of a SOR gate are activated sequentially after the termination of the previous one and from left to right. It propagates a disruption *when* one of its children is disrupted, otherwise if all children fail the SOR gate fails. XOR gate propagates a disruption if one of its children is disrupted and the other one fails.

FDEP (functional dependency) gate consists of a trigger event and several dependent events, and is a specific gate of fault trees. When the trigger event occurs, all its dependent BCF events are disrupted (i. e., the failure of the power supply automatically deactivate the alarm and security cameras, therefore the BCFs are successful).

SPARE gate is similar to SAND, but is a specific gate for fault events while SAND gate is used for attack events. SPARE gate consists of one primary BCF and several secondary BCF which are activated sequentially. If the primary BCF is disrupted (i. e., the component fails), a secondary becomes primary. If no BCFs are left (they all are disrupted), SPARE gate propagates a disruption.

 $\mathsf{VOT}(k/n)$ gate is similar to OR gate and consists of $n \in \mathbb{N}$ children initially activated. $\mathsf{VOT}(k/n)$ gate is disrupted when k of its n children are disrupted.

III. PARAMETRIC WEIGHTED TIMED AUTOMATA

Let \mathbb{N} , \mathbb{Q} , \mathbb{Q}_+ , and \mathbb{R}_+ denote the set of non-negative integers, rationals, non-negative rationals and non-negative reals, respectively.

We assume a set $\mathbb{C}=\{x_1,\ldots,x_H\}$ of *clocks*, i.e., real-valued variables that evolve at the same rate. A *clock valuation* is a function $\nu:\mathbb{C}\to\mathbb{R}_+$. We write $\vec{0}_{\mathbb{C}}$ for the clock valuation assigning 0 to all clocks. Given $d\in\mathbb{R}_+$, $\nu+d$ denotes the valuation s.t. $(\nu+d)(x)=\nu(x)+d$, for all $x\in\mathbb{C}$. Given $R\subseteq\mathbb{C}$, we define the *reset* of a valuation ν , denoted by $[\nu]_R$, as follows: $[\nu]_R(x)=0$ if $x\in R$, and $[\nu]_R(x)=\nu(x)$ otherwise.

We assume a set $\mathbb{TP} = \{p_1, \dots, p_J\}$ of timing parameters, i. e., unknown timing constants. A timing parameter valuation tv is a function $tv: \mathbb{TP} \to \mathbb{Q}_+$. We assume $\bowtie \in \{<, \leq, =, \geq, >\}$. A guard g is a constraint over $\mathbb{C} \cup \mathbb{TP}$ defined by a conjunction of inequalities of the form $x \bowtie d$, or $x \bowtie p$ with $x \in \mathbb{C}$, $d \in \mathbb{N}$ and $p \in \mathbb{TP}$. Given g, we write $v \models tv(g)$ if the expression obtained by replacing each x with v(x) and each p with tv(p) in g evaluates to true.

We assume a set $\mathbb{W} = \{w_1, \dots, w_M\}$ of weights. A weight valuation μ is a function $\mu: \mathbb{W} \to \mathbb{Q}$. We write $\vec{0}_{\mathbb{W}}$ for the weight valuation assigning 0 to all weights. We assume a set $\mathbb{WP} = \{q_1, \dots, q_N\}$ of weight parameters, i.e., unknown weight constants. A weight parameter valuation wv is a function $wv: \mathbb{WP} \to \mathbb{Q}^1$. A linear arithmetic expression over $\mathbb{W} \cup \mathbb{WP}$ is $\sum_i a_i w_i + \sum_j b_j q_j + c$, where $w_i \in \mathbb{W}$, $q_i \in \mathbb{WP}$ and $a_i, \overline{b_i}, c \in \mathbb{Q}$. Let $\mathcal{LA}(\mathbb{W} \cup \mathbb{WP})$ denote the set of arithmetic expressions over W and WP. A parametric weight update is a partial function $\alpha : \mathbb{W} \to \mathcal{LA}(\mathbb{W} \cup \mathbb{WP})$. That is, we can assign a weight to an arithmetic expression of parametric weights and other weight values, and rational constants. Given a weight valuation μ , a parametric weight update α and a weight parameter valuation wv, we need an evaluation function $eval_{wv}(\alpha, \mu)$ returning a weight valuation, and defined as follows:

$$eval_{wv}(\alpha,\mu)(w) = \begin{cases} \mu(w) & \text{if } \alpha(w) \text{ is undefined} \\ \mu(wv(\alpha(w))) & \text{otherwise} \end{cases}$$

where $\mu(wv(\alpha(w)))$ denotes the replacement within the linear arithmetic expression $\alpha(w)$ of all occurrences of a weight parameter q_i by $wv(q_i)$, and of a weight variable w_j with its current value $\mu(w_j)$. Observe that this replacement gives a rational constant, therefore $eval_{wv}(\alpha,\mu)$ is indeed a weight valuation $\mathbb{W} \to \mathbb{Q}$. That is, $eval_{wv}(\alpha,\mu)$ computes the new (non-parametric) weight valuation obtained after applying to μ the partial function α valuated with wv.

Parametric timed automata (PTA) extend timed automata [AD94] with timing parameters within guards and invariants in place of integer constants [AHV93]. We extend further PTA with (discrete) rational-valued *weight parameters*, giving birth to parametric weighted timed automata (PWTA).

Definition 1. A parametric weighted timed automaton (PWTA) \mathcal{A} is a tuple $\mathcal{A} = (\Sigma, L, l_0, F, \mathbb{C}, \mathbb{TP}, \mathbb{W}, \mathbb{WP}, I, E)$, where:

- 1) Σ is a finite set of synchronization actions,
- 2) L is a finite set of locations,
- 3) $l_0 \in L$ is the initial location,
- 4) $F \subseteq L$ is the set of accepting locations,
- 5) \mathbb{C} is a finite set of clocks,
- 6) \mathbb{TP} is a finite set of timing parameters,
- 7) W is a finite set of weights,
- 8) WP is a finite set of weight parameters,
- 9) I is the invariant, assigning to every $l \in L$ a guard I(l),
- 10) E is a finite set of edges $e = (l, g, a, R, \alpha, l')$ where $l, l' \in L$ are the source and target locations, g is a guard, $a \in \Sigma$, $R \subseteq \mathbb{C}$ is a set of clocks to be reset, and $\alpha : \mathbb{W} \nrightarrow \mathcal{LA}(\mathbb{W} \cup \mathbb{WP})$ is a parametric weight update.

Given a timing parameter valuation tv and a weight parameter valuation wv, we denote by $tv|wv(\mathcal{A})$ the non-parametric structure where all occurrences of a timing parameter p_i have been replaced by $tv(p_i)$, and all occurrences of a weight parameter q_j have been replaced by $wv(q_j)$. The resulting structure can be seen as an extension of a parametric weighted/priced timed automaton [Beh+01; ALP04] with only rational weights on edges. However, our structure goes beyond a simple parametric extensions of weighted/priced timed automata, for two reasons:

- 1) we allow multiple weights;
- 2) we allow to not only *increment* weight values over a path, but also perform more complex operations on that weight, notably incrementing it *with another weight value*, which is clearly not possible in [Beh+01; ALP04].

Note that, if we restrict our parametric weight update function to expressions of the form $\alpha(w_i) = w_i + z$, where z is either a weight parameter or a rational constant, then our formalism is exactly the parametric extension of (the discrete "switch" weight part of) [Beh+01; ALP04].³

¹Observe that, in contrast to timing parameters that should be non-negative (which is usual for *parametric timed automata*), our weight parameters may be negative.

²In [ALP04] cost is defined as the sum of each discrete cost on transitions (*switch* cost) plus the time spent in a location multiplied by an integer rate (*duration* cost), resulting in a rational value. Here, we omit the duration costs.

³Technically, as weighted/priced timed automata use integer constants, a rescaling of the constants is necessary: by multiplying all constants in $tv|wv(\mathcal{A})$ by the least common multiple of their denominators, we obtain an equivalent (integer-valued) weighted/priced timed automata.




Figure 2: Attack Tree modeling the compromise of an IoT device from [Sch+17]. Leaves are equipped with the cost and time required to execute the corresponding step. The parts of the tree attacked in a successful attack are indicated by a darker color, with start and end times for the steps in this attack denoted in red.

In addition, our formalism shares some similarities with the statically parametric timed automata of [Wan00], where timed automata are extended with parameters that can only be used in guards, but not compared to clocks. In contrast, our weight parameters can only be used in updates, and not in guards; in addition, we also feature the timing parameters of [AHV93] that can be compared to clocks.




Figure 3: A PWTA modeling a coffee machine

Example 1. In the PWTA in Fig. 3, we have the following elements: $L = \{l_1, l_2, l_3\}$, $l_0 = l_1$ (also the unique element of F), $\mathbb{C} = \{x, y\}$, and $\Sigma = \{\text{press, prepare, serve}\}$, with the set $\mathbb{TP} = \{p_1, p_2\}$ and weights $\mathbb{W} = \{w\}$, $\mathbb{WP} = \{q\}$. There are four edges:

- $e_1 = \langle l_1, g, a, R, l_2 \rangle$ where R sets both x,y to 0, α is $w = 2 \in$.
- $e_2 = \langle l_2, g, a, R, l_2 \rangle$ where g is $y \leq 5 \land x > 1$ and R sets x to 0, α is w := w + q,
- $e_3 = \langle l_2, q, a, R, l_3 \rangle$ where q is $\mathbf{v} = \mathbf{p_1}$ and
- $e_4 = \langle l_3, g, a, R, l_1 \rangle$ where g is $y = p_2$.

Let us now define the concrete semantics of PWTA as the union over all timing parameter and weight parameter valuations.

Definition 2 (Semantics of a valuated PWTA). Given a PWTA $\mathcal{A} = (\Sigma, L, l_0, F, \mathbb{C}, \mathbb{TP}, \mathbb{W}, \mathbb{WP}, I, E)$, a timing parameter valuation tv, and a weight parameter valuation wv, the semantics of $tv|wv(\mathcal{A})$ is given by the timed transition system (TTS) (S, s_0, \rightarrow) , with

- $S = \{(l, \nu, \mu) \in L \times \mathbb{R}^H_+ \times \mathbb{Q}^M \mid \nu \models tv(I(l))\},$
- $s_0 = (l_0, \vec{0}_{\mathbb{C}}, \vec{0}_{\mathbb{W}}),$
- $\bullet \to \text{consists}$ of the discrete and (continuous) delay transition relations:
 - 1) discrete transitions: $(l, \nu, \mu) \stackrel{e}{\mapsto} (l', \nu', \mu')$, if $(l, \nu, \mu), (l', \nu', \mu') \in S$, and there exists $e = (l, g, a, R, \alpha, l') \in E$, such that $\nu \models tv(g), \nu' = [\nu]_R$, and $\mu' = eval_{wv}(\alpha, \mu)(w)$;
 - 2) delay transitions: $(l, \nu, \mu) \stackrel{d}{\mapsto} (l, \nu + d, \mu)$, with $d \in \mathbb{R}_+$, if $\forall d' \in [0, d], (l, \nu + d', \mu) \in S$.

That is, a state is a triple made of the current location, the current (non-parametric) clock valuation, and the current (non-parametric) weight valuation. The clock valuations evolve naturally as in timed automata, while the current weight evolves according to the weight update function.

Moreover we write $(l, \nu, \mu) \xrightarrow{(e,d)} (l', \nu', \mu')$ for a combination of a delay and discrete transition if $\exists \nu'' : (l, \nu, \mu) \xrightarrow{d} (l, \nu'', \mu) \xrightarrow{e} (l', \nu', \mu')$. Given $tv|wv(\mathcal{A})$ with concrete semantics (S, s_0, \to) , we refer to the states of S as the *concrete states* of $tv|wv(\mathcal{A})$. A *run* of $tv|wv(\mathcal{A})$ is an alternating sequence of concrete states of $tv|wv(\mathcal{A})$ and pairs of edges and delays

starting from the initial state s_0 of the form $s_0, (e_0, d_0), s_1, \cdots$ with $i = 0, 1, \dots, e_i \in E, d_i \in \mathbb{R}_+$ and $(s_i, e_i, s_{i+1}) \in \to$.

Example 2. A concrete execution of the PWTA tv|wv(A) of Example 1 with $w = 2 \in$, $wv(q) = 0.5 \in$, $tv(p_1) = 5$ and $tv(p_2) = 8$ is

$$\begin{array}{cccc} (l_1,(0,0),(0)) & \stackrel{(\operatorname{press},2)}{\longrightarrow} & (l_2,(0,0),(2)) & \stackrel{(\operatorname{press},1.5)}{\longrightarrow} \\ (l_2,(0,1.5),(2.5)) & \stackrel{(\operatorname{press},1)}{\longrightarrow} & (l_2,(0,2.5),(3)) & \stackrel{(\operatorname{prepare},2.5)}{\longrightarrow} \\ (l_3,(2.5,5),(3)) & \stackrel{(\operatorname{serve},3)}{\longrightarrow} & (l_1,(5.5,8),(2.5)). \end{array}$$

Note that no coffee can be served if $tv(p_1) = 8$ and $tv(p_2) = 5$.

Remark 1. Despite the name of *weights* (justified by our context of measuring costs and damages), our parametric weights are in fact sufficiently expressive to encode parametric (rational-valued) data.

IV. TRANSLATION OF AFTS TO PTAS

A. Overview of the translation

We will model an attack-fault tree using a network of PWTAs that will synchronize along actions (using the usual composition semantics). Each gate and each leaf (i.e., BAS or BCF) will be modeled as a PWTA. Leaves PWTA have a duration and a weight, while gates PWTA store the weight value of their children to forward it to their parents. Therefore, each gate PWTA maintains its own weight, and its value will be added to that of their parents in case of success (thanks to the parametric weight update).

All gates and leaves PWTAs initially synchronize their start action—referred as *activation* in this paper—, and end with either a success or fail synchronization action. After gates synchronize their start action, they synchronize the start action of their children.

Intuitively, the process is top-bottom-top: the top level gate PWTA activates its children, which themselves activate their children (if any), and so on until the leaves PWTAs at the bottom of the attack-falt tree. Once a leaf PWTA terminates, it synchronizes either its success or fail action. In case of success, the leaf PWTA forwards its weight value to its parent, where this value is stored. When its parent gate PWTA terminates, the gate PWTA synchronizes either a success or a fail action. In case of success, the gate PWTA forwards its weight value to its parent, and so on until the top-level gate PWTA terminates.

If the top-level PWTA terminates in its success location, the attack is successful. We apply the reachability synthesis algorithm of PTAs on the success location in the top-level PWTA, that is, we synthesize all valuations for which this location is reachable: this gives us the success conditions of an attack. The set of constraints on time and weight (such as cost for the attacker, damages for the organization) that allowed this attack to be successful are output by this analysis.

As a running example, we consider the attack tree in Fig. 2 taken from [Sch+17].




Figure 4: PWTA translation of leaf that can reach the success location in exactly 5 units of time, and of weight w_{leaf}

B. Translation of leaves

A BAS/BCF is modeled as a PWTA with clocks and weights (see Fig. 4). Note that in real life while a BAS needs to success so the attack is possibly successful, a BCF needs to fail in order to propagate a disruption (as in basic component *failure*). However we consider in our models that both BAS and BCF need to reach the success location. There is two paths in a BAS/BCF PWTA, one that reaches the success location and one that reaches the fail location. In case of success, its weight is forwarded to and stored in its parent gate.

Example 3. The translation of leaf find_WLAN of Fig. 2 is given in Fig. 9 in Appendix A.

C. Translation of gates

Concrete translations of SAND, AND, OR gates are given in Table I (yellow locations denote urgency: time cannot elapse). We describe them and give examples in the following. Other gates are similar.

a) AND: recall that an AND gate is disrupted if all of its children are disrupted. It activates all of its children then waits for their disruptions regardless of the order of the successes. At any moment if one fails, the AND gate fails. If the success action is synchronized, its parent weight $w_{\rm parent}$ is updated: the weight $w_{\rm AND}$ carried by the AND gate is added to $w_{\rm parent}$.

Example 4. We give in Fig. 5b the PWTA corresponding to the AND gate access_home_network of Fig. 2. When all children are activated in the PWTA of Fig. 5b, there are four paths leading to the fail state, while only two (success of the two children in any order) leading to the success state. startAND3 launches the AND gate access_home_network. Both children, the BAS get_credential and the OR gate gain_access_to_private_networks are activated with the synchronization of the actions launchGetCred and startOR. Unlike the SAND gate, AND gate waits for any of its child to synchronize a success action. If successGetCred is synchronized, it then will wait for successOR to go to the location success. If failGetCred is synchronized, the automaton will go to the location failing. When waiting for the action successOR, if failOR is synchronized the automaton will also go to the location failing. The other possibility (successOR then successGetCred) is similar. When in location failing it synchronizes the action failAND3, while if going to the location success it will synchronize the action successAND3.




Table I: Translation rules of AND, SAND and OR gates to PWTA

If the success state is reached, the weight of its parent gate is increased by its own weight.

b) SAND: recall that a SAND gate is disrupted if all its children from left to right are disrupted sequentially from left to right. It activates its leftmost child then waits for its success or failure, then activates its second leftmost child and so on. If the rightmost child succeeds, the SAND gate is disrupted. If one child fails, the SAND gate fails. For a SAND gate modeled as a PWTA with n children, there is only one path leading to the success state, while there are n paths leading to the fail state (one from each child). If the success action is synchronized, its parent weight w_{parent} is updated: the weight w_{SAND} carried by the SAND gate is added to w_{parent} .

Example 5. The top event of the attack tree in Fig. 2 is a SAND gate. We give the PWTA corresponding to this SAND in Fig. 5a. It synchronizes the action *startSAND*. Then it activates its leftmost child access_home_network with the action *startAND3*, which is an AND gate. If the action *successAND3* is synchronized, its second leftmost child is activated with the action *launchExploit*. If the action *successExploit* is synchronized, its third and last child is activated with the action *launchRunMScript*. If the action *successRunMScript*


is synchronized, the action *successSAND* is synchronized. At any moment, if one of its children fail and an action *failAND3*, *failExploit* or *failRunMscript* is synchronized the automaton goes to the location failing where the action *failSAND* is synchronized. If the success state is reached, the weight of its parent gate is increased by its own weight.

c) OR: OR gate initially activates all of its children. OR gate is disrupted if at least one of its children is disrupted, and fails if all of its children fail. Therefore in the case of two children, one child can fail and the OR gate still propagates a disruption if the other one succeeds right after. However, if one child succeeds no need to wait for the second one and the success action of the OR gate is synchronized. If the success action is synchronized, its parent weight w_{parent} is updated: the weight w_{OR} carried by the OR gate is added to w_{parent} .

Example 6. The PWTA translating the only OR of Fig. 2 is given in Fig. 10 in Appendix B.

D. Top-level automaton

Finally, we need to create an automaton that will activate the first top-event gate of the AFT. We call it rootTA. This PWTA is the one that starts the chain reaction by activating



(a) Translation of the top-level SAND gate

Figure 5: SAND and AND gate

the top-event PWTA gate, which at its turn will activate its own children and so on. It waits for the success or fail action of this PWTA gate. In case of success, its weight has been updated with the total weight value of the execution forwarded by the top-event gate PWTA. This bottom-to-top addition stores in the weight *current_cost_root* the total weight of the attack. The rootTA also stores the total time spent since the first activation of the top-event PWTA (using an extra clock and parameter).

Example 7. We give in Fig. 6 the top-level PWTA for the AFT in Fig. 2. It is very similar to a leaf PWTA. It activates the top-level gate PWTA, then waits for its success or fail action. If the




Figure 6: The rootTA

success action is synchronized, its weight has been updated to the total weight value of the execution and is checked against an additional parameter *total_cost* so IMITATOR outputs this *current_cost_root* value. Likewise, the clock abs_time which is never reset since the activation of rootTA is checked against a timing parameter total_time. Therefore IMITATOR outputs the total time of execution.

V. IMPLEMENTATION OF THE TRANSLATION

A. IMITATOR

IMITATOR [And+12] is a parametric model checker taking as input an extension of networks parametric timed automata extended with synchronization, stopwatches and discrete variables. IMITATOR supports global (shared) discrete rational-valued variables, that can be either *concrete* (in which case they are syntactic sugar for an unbounded number of locations), or *symbolic*, in which case they can be updated to or compared with parameters. While IMITATOR technically considers a single type of parameters (where symbolic variables can be compared or even updated to *timing* parameters), our weight parameters are never compared to timing parameters, and this setting can be considered as a subclass of the IMITATOR expressiveness.

IMITATOR implements several synthesis algorithms, notably reachability synthesis (EFsynth), that attempts to synthesize all parameter valuations for which a given location is reachable—which is the algorithm we use here. IMITATOR relies on the symbolic semantics of parametric timed automata (see e. g., [And+09; JLR15]), where symbolic states are made of a discrete location, and a constraint over the clocks and parameters. The weight parameters are added to this symbolic semantics in a straightforward manner, with symbolic states enriched with linear constraints over weight parameters.

Note that, while parametric timed automata are highly undecidable (see [And19] for a survey), and while our parametric extension adds a new layer of complexity, all analyses terminate with an exact result (sound and complete) because our models are *acyclic*: our AFTs are trees, and their translation yields structurally acyclic PWTAs. As a consequence, the symbolic semantics of these PWTAs can be represented as a finite structure, and the analysis is guaranteed to terminate.

B. Translation from AFTs to PWTAs

The translation from AFTs to PWTAs was implemented within the framework of ATTop [Sch+17]. The existing software ATTop can take as input a Galileo formatted file. This format is pretty easy to use and to understand. The code in Fig. 7 expresses an attack-fault tree of one OR gate named A, with two children B and C. The BAS B takes between 50 and 100 units of time to terminate, and costs \$50 to the attacker. The BAS C takes between 30 and 70 units of time to terminate, and costs \$30 to the attacker.

ATTop takes as an input a Galileo file and parses it to represent it as an attack-fault tree meta-model (ATMM) (see [Sch+17, Section 3], and Fig. 12 in Appendix C for a screenshot of the tool). Then, different translations are available:

```
toplevel "A";
"A" or "B" "C";
"B" mintime=50 maxtime=100 cost=50;
"C" mintime=30 maxtime=70 cost=30;
```

Figure 7: Example of Galileo attack-tree

one quite interesting is the translation into an Uppaal file, for instance a network of stochastic timed automata [KS17]. ATTop takes the ATMM and translates it in its Uppaal metamodel, then serializes it into an Uppaal formatted file. In our approach we directly translate the representation of the ATMM into an IMITATOR formatted file, using the Epsilon Generation Language (EGL) [Ros+08]. This translation is a very efficient way to obtain AFTs modeled using PWTAs: designing manually a PWTA model from an AFT is very tedious to achieve, while defining an AFT within the Galileo syntax is simple.

Once the PWTA obtained, we synthesize using IMITATOR all parameter valuations for which the success location of the rootTA can be reached (using EFsynth). These sets of parameter values will help us to determine attack and fault scenarios in the following section.

VI. CASE STUDIES

As a proof of concept, we apply our approach to an attack tree from the literature and an original attack-fault tree. Experiments were conducted with IMITATOR 2.10.4 "Butter Jellyfish", on a 2.4 GHz Intel Core i5 processor with 2 GiB of RAM in a VirtualBox environment. Computation times of parameter values ranges from 1 to 9 seconds with four parameters.

A. Compromising an IoT device

We apply our approach to the AFT depicted in Fig. 2 taken from [Sch+17]. We choose to parametrize the cost of finding a LAN access point (CostFindLAN_AP) and the maximum amount of time to break WPA keys (tMax_Break) of the AFT. This configuration will describe which attack (WLAN or LAN) is smarter for the attacker, depending on their resources: finding a LAN access point can be difficult depending on the infrastructure security and perhaps social engineering is needed. However, if the attacker does not have enough resources but a large amount of time (s)he can spend time trying to break WPA keys. IMITATOR computes several constraints on these parameters such that the attack is successful.

Different constraints are possible representing possible time and weight values s.t. an attack is possible. This is represented as a disjunction of conjunctions of constraints on parameters. For instance it can be a quick but very costly attack, or a long

⁴Sources, binaries, models and results are available at https://www.imitator.fr/static/ACSD19PAT/

but cheap one; therefore different attack and fault scenarios appear. The conjunction of constraints

$$2*tMax_Break \geq 23 \land CostFindLAN_AP \geq 0$$

$$\land CostFindLAN_AP + 180 = total_cost \land 2*total_time =$$

represents an attack that is very expensive for the attacker: indeed, the total cost of the attack is at least \$180 and fully depends on the cost of finding a LAN access point. However, the time spent on the attack is negligible and fixed (11.5h).

In opposition, the constraint

$$2*tMax_Break + 3 \ge 2*total_time$$

$$\land CostFindLAN_AP \ge 0$$

$$\land 2*total_time \ge 23 \land total_cost = 232$$

shows a an attack that will last at least 11.5h—that is, the attacker does not exactly knows when (s)he will break the WPA keys depending for instance of her/his computation power—but with a fixed cost of \$232...

Contrarily to our initial intuition, the cost of this second attack can be high above the first one, as breaking the WPA keys is quite costly (\$80) in opposition with finding a LAN access point. A smart attacker could choose, regardless of their time and resources the first attack through LAN access point.




Figure 8: AFT of SpaceX rocket explosion

B. SpaceX rocket Falcon 9 explosion

Our second case study is an adaptation of the anomaly investigation that followed the explosion of SpaceX rocket

Falcon 9 in september 2016⁵. The AFT in Fig. 8 depicts the different configurations that can eventually end up with the explosion. The objective of this case-study is to show that the explosion is more likely to be accidental, due to the \wedge CostFindLAN_AP + 180 = total_cost \wedge 2 * total_time = 23expensiveness of the BAS for the attacker who could attempt a sabotage.

> The rocket carries a helium tank with three composite overwrapped pressure vessels (COPVs) inside. One COPV possibly had a manufacturing defect and buckles in its liner and the carbon overwrap (AND gate). Afterwards (PAND gate) liquid oxygen (LOx) can pool in these buckles and become trapped when pressurized under the carbon overwrap, resulting in a flawed COPV. An other possibility is the presence of solid oxygen (SOx) either due to the loading temperature of helium or placed here intentionally by an attacker (OR gate).

> These two configurations result in a compromised COPV. When the COPV is compromised, a friction due to take-off tests can start the rocket ignition (SAND gate).

> BCFs have a duration representing the time taken until the component failure. Damage is the cost for the organization for having built a defective component, or the cost induced when the component has failed. BASs have a cost for the attacker to perform the attack, and a duration for the attack to be successful.

> We choose to parametrize the damages induced to the manufacturing facility by damage_BuckleInInnerLiner, and the cost of pooling solid oxygen near the COPV, $cost_SOX$ maliciously Introduced.

The constraint

```
13 \ge \text{total\_time} \ge 8
         \land cost SOX malicious ly Introduced > 0
                  \land total\_damages \ge 100
\landdamage_BuckleInInnerLiner + 100 = total_damages
                     \wedge \text{total cost} = 1700
```

represents the attack using the malicious introduction of LOx between the inner liner and the carbon overwrap of the COPV. Clearly this attack is very costly (\$1700) and assumes the presence of these buckles. It is highly prejudicial to SpaceX as the company may want to investigate the manufacturing facility that produces COPV components.

The other attack, represented by the constraint

$$total_time = 6$$

$$\land cost_SOX maliciously Introduced \geq 0$$

$$\land total_damages = 0$$

$$\land damage_Buckle In Inner Liner \geq 0$$

$$\land total_cost = cost_SOX maliciously Introduced$$

shows that the cost of the attack is equal to the cost of introducing SOx near the COPV. The higher is the parameter cost SOXmaliciouslyIntroduced, the higher is the cost of the

⁵SpaceX anomaly update, https://www.spacex.com/news/2016/09/01/ anomaly-updates

attack. We may assume this cost is high enough as SpaceX surely secured its launch complex. Otherwise, an efficient counter-measure would be to find means to increase this cost for the attacker.

The constraint

$$\begin{aligned} & cost_SOX maliciously Introduced \geq 0 \\ & \land total_damage \geq 150 \\ \land damage_Buckle In Inner Liner + 150 \geq total_damage \\ & \land total \ time = 3 \land total \ cost = 0 \end{aligned}$$

represents the fact that buckles in the inner liner and in the carbon overwrap of the COPV, and then LOx pooled under the overwrap, lead to a complete failure of the system, i.e., the rocket explodes. In this scenario, there is in all likelihood no attacker. However, the damages for the manufacturing facility can be huge if it is flawed: SpaceX should probably investigate in their manufacturing facilities in order to prevent the production of other flawed components.

Finally, the constraint

$$\begin{aligned} & cost_SOX maliciously Introduced \geq 0 \\ & \land total_damage = 100 \\ & \land damage_Buckle In Inner Liner \geq 0 \\ & \land 3 \geq total_time \geq 1 \land total_cost = 0 \end{aligned}$$

shows that the explosion can be provoked by the presence of SOx due to cold helium. This case is possible without any attacker or component failure and is therefore fully accidental. No damages are caused to SpaceX (excepted the cost of the unusable rocket) or its suppliers.

These scenarios indicate that the rocket explosion is more likely to be accidental, as the cost in both scenarios where there is an attacker is very high. However, the worst case indicates that SpaceX should investigate their production lines to prevent other flawed components, as well as the presence of an attacker.

VII. CONCLUSION

We addressed the problem of formalizing attack-fault trees in a more abstract framework allowing to cope with parametric timings, costs and damages. We defined and implemented a translation from attack-fault trees to PWTAs (a new extension of PTAs) that can be analyzed using the IMITATOR model-checker. This translation allows us to define easily an AFT using the Galileo syntax, and obtain as an output this AFT modeled with PWTAs. Using IMITATOR, we synthesize all parameter values such that there is a successful attack and/or a system failure. Finally, obtaining a disjunction of convex sets of parameter values allows us to define different attack and fault scenarios. Therefore it helps selecting the most plausible scenario and the most efficient counter-measures.

Future works: In this paper, we only considered three parameters: timing, cost and damage parameters. However, it is trivial to split these parameters into more precise ones, such as human damages (health and insurance) and material

damages caused by the attacker or the failure of the system: an attack can be cheap for the attacker but inflict many kind of damages to the organization, as in our SpaceX case study. Thanks to the vector of weights defined in our PWTAs, this would be immediate to consider in our framework and implementation.

Moreover, extending our framework to attack-defense trees [Kor+14; Gad+16] is also on our agenda.

Finally, adding probabilities in order to create probabilistic parametric attack-fault trees will be an interesting and challenging future work. Indeed, in our SpaceX rocket case study adding probabilities to the manufacturing defects of the COPV on top of the damages inflicted to the company would strengthen considerably our formalism.

ACKNOWLEDGEMENTS

We are thankful to Stefano Schivo and Enno J.J. Ruijters from Twente University for their helpful advices concerning meta-models and ATTop.

REFERENCES

- [AD94] Rajeev Alur and David L. Dill. "A theory of timed automata". In: *Theoretical Computer Science* 126.2 (Apr. 1994), pp. 183–235. ISSN: 0304-3975. DOI: 10. 1016/0304-3975(94)90010-8 (cit. on p. 3).
- [AHV93] Rajeev Alur, Thomas A. Henzinger, and Moshe Y. Vardi. "Parametric real-time reasoning". In: STOC.
 Ed. by S. Rao Kosaraju, David S. Johnson, and Alok Aggarwal. San Diego, California, United States: ACM, 1993, pp. 592–601. ISBN: 0-89791-591-7. DOI: 10.1145/167088.167242 (cit. on pp. 1, 3, 4).
- [ALP04] Rajeev Alur, Salvatore La Torre, and George J. Pappas. "Optimal paths in weighted timed automata". In: *Theoretical Computer Science* 318.3 (2004), pp. 297–322.

 DOI: 10.1016/j.tcs.2003.10.038 (cit. on pp. 1, 3).
- [And+09] Étienne André, Thomas Chatain, Emmanuelle Encrenaz, and Laurent Fribourg. "An Inverse Method for Parametric Timed Automata". In: *International Journal of Foundations of Computer Science* 20.5 (Oct. 2009), pp. 819–836. DOI: 10.1142/S0129054109006905 (cit. on p. 8)
- [And+12] Étienne André, Laurent Fribourg, Ulrich Kühne, and Romain Soulat. "IMITATOR 2.5: A Tool for Analyzing Robustness in Scheduling Problems". In: *FM*. Ed. by Dimitra Giannakopoulou and Dominique Méry. Vol. 7436. Lecture Notes in Computer Science. Paris, France: Springer, Aug. 2012, pp. 33–36. DOI: 10.1007/978-3-642-32759-9_6 (cit. on pp. 1, 8).
- [And19] Étienne André. "What's decidable about parametric timed automata?" In: *International Journal on Software Tools for Technology Transfer* 21.2 (Apr. 2019), pp. 203–2019. DOI: 10.1007/s10009-017-0467-0 (cit. on
- [ANP16] Zaruhi Aslanyan, Flemming Nielson, and David Parker. "Quantitative Verification and Synthesis of Attack-Defence Scenarios". In: *CSF*. IEEE Computer Society, 2016, pp. 105–119. doi: 10.1109/CSF.2016.15 (cit. on p. 2).
- [Arn+15] Florian Arnold, Dennis Guck, Rajesh Kumar, and Mariëlle Stoelinga. "Sequential and Parallel Attack Tree Modelling". In: SAFECOMP Workshops. Vol. 9338. Lecture Notes in Computer Science. Springer, 2015, pp. 291–299. DOI: 10.1007/978-3-319-24249-1_25 (cit. on p. 2).

- [Bag+12] Alessandra Bagnato, Barbara Kordy, Per Håkon Meland, and Patrick Schweitzer. "Attribute Decoration of Attack-Defense Trees". In: *International Journal of Secure Software Engineering* 3.2 (2012), pp. 1–35. DOI: 10.4018/jsse.2012040101 (cit. on p. 1).
- [Beh+01] Gerd Behrmann, Ansgar Fehnker, Thomas Hune, Kim Guldstrand Larsen, Paul Pettersson, Judi Romijn, and Frits W. Vaandrager. "Minimum-Cost Reachability for Priced Timed Automata". In: *HSCC*. Ed. by Maria Domenica Di Benedetto and Alberto L. Sangiovanni-Vincentelli. Vol. 2034. Lecture Notes in Computer Science. Rome, Italy: Springer, 2001, pp. 147–161. ISBN: 3-540-41866-0. DOI: 10.1007/3-540-45351-2_15 (cit. on pp. 1, 3).
- [Che+09] Rémy Chevallier, Emmanuelle Encrenaz-Tiphène, Laurent Fribourg, and Weiwen Xu. "Timed Verification of the Generic Architecture of a Memory Circuit Using Parametric Timed Automata". In: *Formal Methods in System Design* 34.1 (Feb. 2009), pp. 59–81. DOI: 10. 1007/s10703-008-0061-x (cit. on p. 2).
- [Dal+06] G.C. Dalton, Robert Mills, John Colombi, and R.A. Raines. "Analyzing Attack Trees using Generalized Stochastic Petri Nets". In: July 2006, pp. 116–123. DOI: 10.1109/IAW.2006.1652085 (cit. on p. 2).
- [Dav+11] Alexandre David, Kim G. Larsen, Axel Legay, Marius Mikucionis, Danny Bøgsted Poulsen, Jonas van Vliet, and Zheng Wang. "Statistical Model Checking for Networks of Priced Timed Automata". In: FOR-MATS. Vol. 6919. Lecture Notes in Computer Science. Springer, 2011, pp. 80–96. DOI: 10.1007/978-3-642-24310-3_7 (cit. on p. 2).
- [Dav+15] Alexandre David, Kim G. Larsen, Axel Legay, Marius Mikucionis, and Danny Bøgsted Poulsen. "Uppaal SMC tutorial". In: *International Journal on Software Tools for Technology Transfer* 17.4 (2015), pp. 397–415. DOI: 10.1007/s10009-014-0361-y (cit. on p. 2).
- [FMC09] Igor Nai Fovino, Marcelo Masera, and Alessio De Cian. "Integrating cyber attacks within fault trees". In: *Reliability Engineering & System Safety* 94.9 (2009), pp. 1394–1402. DOI: 10.1016/j.ress.2009.02.020 (cit. on p. 1).
- [Gad+16] Olga Gadyatskaya, René Rydhof Hansen, Kim Guldstrand Larsen, Axel Legay, Mads Chr. Olesen, and Danny Bøgsted Poulsen. "Modelling Attack-defense Trees Using Timed Automata". In: *FORMATS*. Ed. by Martin Fränzle and Nicolas Markey. Vol. 9884. Lecture Notes in Computer Science. Quebec, QC, Canada: Springer, 2016, pp. 35–50. DOI: 10.1007/978-3-319-44878-7_3 (cit. on p. 10).
- [GIM15] Marco Gribaudo, Mauro Iacono, and Stefano Marrone. "Exploiting Bayesian Networks for the Analysis of Combined Attack Trees". In: *Electronic Notes in Theoretical Computer Science* 310 (2015), pp. 91–111. DOI: 10.1016/j.entcs.2014.12.014 (cit. on p. 2).
- [Her+16] Holger Hermanns, Julia Krämer, Jan Krcál, and Mariëlle Stoelinga. "The Value of Attack-Defence Diagrams". In: *POST*. Vol. 9635. Lecture Notes in Computer Science. Springer, 2016, pp. 163–185. DOI: 10.1007/978-3-662-49635-0_9 (cit. on p. 2).
- [HV06] Martijn Hendriks and Marcel Verhoef. "Timed automata based analysis of embedded system architectures". In: *IPDPS*. IEEE, 2006. DOI: 10.1109/IPDPS. 2006.1639422 (cit. on p. 2).
- [JLR15] Aleksandra Jovanović, Didier Lime, and Olivier H. Roux. "Integer Parameter Synthesis for Real-Time Systems". In: *IEEE Transactions on Software Engineering*

- 41.5 (2015), pp. 445–461. DOI: 10.1109/TSE.2014. 2357445 (cit. on p. 8).
- [KGS15] Rajesh Kumar, Dennis Guck, and Mariëlle Stoelinga. Time Dependent Analysis with Dynamic Counter Measure Trees. Tech. rep. abs/1510.00050. CoRR, 2015 (cit. on p. 2).
- [Kor+10] Barbara Kordy, Sjouke Mauw, Sasa Radomirovic, and Patrick Schweitzer. "Foundations of Attack-Defense Trees". In: *FAST*. Ed. by Pierpaolo Degano, Sandro Etalle, and Joshua D. Guttman. Vol. 6561. Lecture Notes in Computer Science. Pisa, Italy: Springer, 2010, pp. 80–95. DOI: 10.1007/978-3-642-19751-2_6 (cit. on pp. 1, 2).
- [Kor+14] Barbara Kordy, Sjouke Mauw, Sasa Radomirovic, and Patrick Schweitzer. "Attack-defense trees". In: *Journal of Logic and Computation* 24.1 (2014), pp. 55–87. DOI: 10.1093/logcom/exs029 (cit. on pp. 1, 2, 10).
- [KPS14] Barbara Kordy, Ludovic Piètre-Cambacédès, and Patrick Schweitzer. "DAG-based attack and defense modeling: Don't miss the forest for the attack trees". In: Computer Science Review 13-14 (2014), pp. 1–38. DOI: 10.1016/j.cosrev.2014.07.001 (cit. on p. 1).
- [KRS15] Rajesh Kumar, Enno Ruijters, and Mariëlle Stoelinga. "Quantitative Attack Tree Analysis via Priced Timed Automata". In: *FORMATS*. Vol. 9268. Lecture Notes in Computer Science. Springer, 2015, pp. 156–171. DOI: 10.1007/978-3-319-22975-1_11 (cit. on p. 2).
- [KS17] Rajesh Kumar and Mariëlle Stoelinga. "Quantitative Security and Safety Analysis with Attack-Fault Trees". In: *HASE*. IEEE, 2017, pp. 25–32. DOI: 10.1109/HASE. 2017.12 (cit. on pp. 1, 2, 8).
- [Kum+18] Rajesh Kumar, Stefano Schivo, Enno Ruijters, Bugra Mehmet Yildiz, David Huistra, Jacco Brandt, Arend Rensink, and Mariëlle Stoelinga. "Effective Analysis of Attack Trees: A Model-Driven Approach". In: FASE. Vol. 10802. Lecture Notes in Computer Science. Springer, 2018, pp. 56–73. DOI: 10.1007/978-3-319-89363-1_4 (cit. on pp. 1, 2).
- [KW18] Barbara Kordy and Wojciech Widel. "On Quantitative Analysis of Attack-Defense Trees with Repeated Labels". In: POST. Ed. by Lujo Bauer and Ralf Küsters. Vol. 10804. Lecture Notes in Computer Science. April 14-20, 2018: Springer, 2018, pp. 325–346. DOI: 10.1007/ 978-3-319-89722-6_14 (cit. on p. 2).
- [NAT08] NATO Research and Technology Organisation (RTO). Improving Common Security Risk Analysis. Tech. rep. AC/323(ISP-049)TP/193. 2008 (cit. on p. 1).
- [OWA13] OWASP. CISO AppSec Guide: Criteria for managing application security risks. Tech. rep. 2013 (cit. on p. 1).
- [Ros+08] Louis M. Rose, Richard F. Paige, Dimitrios S. Kolovos, and Fiona Polack. "The Epsilon Generation Language". In: *ECMDA-FA*. Ed. by Ina Schieferdecker and Alan Hartman. Vol. 5095. Lecture Notes in Computer Science. Berlin, Germany: Springer, 2008, pp. 1–16.
- [RS14] Anne Remke and Mariëlle Stoelinga, eds. *Proceedings of the International Autumn School on Stochastic Model Checking. Rigorous Dependability Analysis Using Model Checking Techniques for Stochastic Systems (ROCKS 2012)*. Vol. 8453. Lecture Notes in Computer Science. Vahrn, Italy: Springer, 2014. DOI: 10.1007/978-3-662-45489-3 (cit. on p. 2).
- [RS15] Enno Ruijters and Mariëlle Stoelinga. "Fault tree analysis: A survey of the state-of-the-art in modeling, analysis and tools". In: *Computer Science Review* 15 (2015), pp. 29–62. DOI: 10.1016/j.cosrev.2015.03.001 (cit. on pp. 1, 2).

[Sch+17] Stefano Schivo, Bugra M. Yildiz, Enno Ruijters, Christopher Gerking, Rajesh Kumar, Stefan Dziwok, Arend Rensink, and Mariëlle Stoelinga. "How to Efficiently Build a Front-End Tool for UPPAAL: A Model-Driven Approach". In: SETTA. Vol. 10606. Lecture Notes in Computer Science. Springer, 2017, pp. 319– 336. DOI: 10.1007/978-3-319-69483-2_19 (cit. on pp. 2, 4, 5, 8).

[Sla+98] Chris Slater, O. Sami Saydjari, Bruce Schneier, and Jim Wallner. "Toward a Secure System Engineering Methodolgy". In: WNSP. Ed. by Bob Blakley, Darrell M. Kienzle, Mary Ellen Zurko, and Steven J. Greenwald. Charlottsville, VA, USA: ACM, 1998, pp. 2–10. DOI: 10.1145/310889.310900 (cit. on p. 1).

[Wan00] Farn Wang. "Parametric Analysis of Computer Systems". In: Formal Methods in System Design 17.1 (2000), pp. 39–60. DOI: 10.1023/A:1008782501688 (cit. on p. 4).

APPENDIX

A. Translation of leaf find_WLAN




Figure 9: BAS translation of find WLAN

The translation of leaf find_WLAN of Fig. 2 is given in Fig. 9 in Appendix A. To express the leaf find_WLAN we use four locations, one clock x4. The first step is to activate the basic attack step using the synchronization action launchFind-WLAN. Once activated, and at most five units of time after (modeled by the invariant $5 \ge x4$ and the guard $x4 \ge 5$) it can either success with the action successFindWLAN or fail with the action failFindWLAN. If the success state is reached, the weight of its parent gate is increased by its own weight 10.

B. Example of OR translation

The PWTA translating the only OR of Fig. 2 (given in Fig. 10) activates all of its children, then waits for one to succeed, regardless of the order. Afterwards, whatever happens leads to the success state. If one child fails, then the other has to succeed, otherwise the OR fails. Therefore there is six possible paths to the success state, while there is two paths to the fail state (failure of both children in any order). <code>startOR</code> launches the OR gate <code>gain_access_to_private_networks</code> which activates its two children using the actions <code>startAND1</code> and <code>startAND2</code> which activates the AND <code>access_LAN</code> and AND <code>access_WLAN</code>. Only one action <code>successAND1</code> or <code>successAND1</code> or <code>successAND2</code> is needed to be synchronized so the automaton goes to

the location success regardless of which action is synchronized afterwards. Then it synchronizes the action *successOR*. If at first the action *failAND1* (resp. *failAND2*) is synchronized, then *successAND2* (resp. *successAND1*) has to be synchronized afterwards in order to reach the location success. Otherwise, if *failAND2* (resp. *failAND1*) is synchronized, the automaton will go to the location failing and then synchronize the action *failOR*. If the success state is reached, the weight of its parent gate is increased by its own weight.




Figure 11: OR

C. Screenshot of the tool ATTop




Figure 12: Screenshot of the tool ATTop after the translation of the SpaceX AFT