Reference Hub3
Efficient Implementation of Application-Aware Spinlock Control in MPSoCs

Efficient Implementation of Application-Aware Spinlock Control in MPSoCs

Diandian Zhang, Li Lu, Jeronimo Castrillon, Torsten Kempf, Gerd Ascheid, Rainer Leupers, Bart Vanthournout
Copyright: © 2013 |Volume: 4 |Issue: 1 |Pages: 21
ISSN: 1947-3176|EISSN: 1947-3184|EISBN13: 9781466631571|DOI: 10.4018/jertcs.2013010104
Cite Article Cite Article

MLA

Zhang, Diandian, et al. "Efficient Implementation of Application-Aware Spinlock Control in MPSoCs." IJERTCS vol.4, no.1 2013: pp.64-84. http://doi.org/10.4018/jertcs.2013010104

APA

Zhang, D., Lu, L., Castrillon, J., Kempf, T., Ascheid, G., Leupers, R., & Vanthournout, B. (2013). Efficient Implementation of Application-Aware Spinlock Control in MPSoCs. International Journal of Embedded and Real-Time Communication Systems (IJERTCS), 4(1), 64-84. http://doi.org/10.4018/jertcs.2013010104

Chicago

Zhang, Diandian, et al. "Efficient Implementation of Application-Aware Spinlock Control in MPSoCs," International Journal of Embedded and Real-Time Communication Systems (IJERTCS) 4, no.1: 64-84. http://doi.org/10.4018/jertcs.2013010104

Export Reference

Mendeley
Favorite Full-Issue Download

Abstract

Spinlocks are a common technique in Multi-Processor Systems-on-Chip (MPSoCs) to protect shared resources and prevent data corruption. Without a priori application knowledge, the control of spinlocks is often highly random which can degrade the system performance significantly. To improve this, a centralized control mechanism for spinlocks is proposed in this paper, which utilizes application-specific information during spinlock control. The complete control flow is presented, which starts from integrating high-level user-defined information down to a low-level realization of the control. An Application-Specific Instruction-set Processor (ASIP) called OSIP, which was originally designed for task scheduling and mapping, is extended to support this mechanism. The case studies demonstrate the high efficiency of the proposed approach and at the same time highlight the efficiency and flexibility advantages of using an ASIP as the system controller in MPSoCs.

Request Access

You do not own this content. Please login to recommend this title to your institution's librarian or purchase it from the IGI Global bookstore.