Cluster Based Networks-on-Chip: An Efficient and Fault-Tolerant Architecture using Network Interface Assisted Routing

Cluster Based Networks-on-Chip: An Efficient and Fault-Tolerant Architecture using Network Interface Assisted Routing

Khalid Latif, Amir-Mohammad Rahmani, Tiberiu Seceleanu, Hannu Tenhunen
Copyright: © 2013 |Volume: 4 |Issue: 3 |Pages: 17
ISSN: 1947-9220|EISSN: 1947-9239|EISBN13: 9781466634350|DOI: 10.4018/jaras.2013070102
Cite Article Cite Article

MLA

Latif, Khalid, et al. "Cluster Based Networks-on-Chip: An Efficient and Fault-Tolerant Architecture using Network Interface Assisted Routing." IJARAS vol.4, no.3 2013: pp.25-41. http://doi.org/10.4018/jaras.2013070102

APA

Latif, K., Rahmani, A., Seceleanu, T., & Tenhunen, H. (2013). Cluster Based Networks-on-Chip: An Efficient and Fault-Tolerant Architecture using Network Interface Assisted Routing. International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS), 4(3), 25-41. http://doi.org/10.4018/jaras.2013070102

Chicago

Latif, Khalid, et al. "Cluster Based Networks-on-Chip: An Efficient and Fault-Tolerant Architecture using Network Interface Assisted Routing," International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS) 4, no.3: 25-41. http://doi.org/10.4018/jaras.2013070102

Export Reference

Mendeley
Favorite Full-Issue Download

Abstract

Partial Virtual channel Sharing (PVS) architecture has been proposed to enhance the performance of Networks-on-Chip (NoC) based systems. In this paper, the authors present an efficient and reliable Network Interface (NI) assisted routing strategy for NoC using PVS architecture. For this purpose, NoC system is divided into clusters. Each cluster is a group of two nodes comprising Processing Elements (PE), switches, links, etc. Each PE in a cluster can inject data to the network through a router, which is closer to the destination. This helps to reduce the network load by reducing the average hop count of the network. The proposed architecture can recover the PE disconnected from the network due to network level faults by allowing the PE to transmit and receive the packets through the other router in the cluster. 5×6 crossbar is used for the proposed architecture which requires one more 5×1 multiplexer without increasing the critical path delay of the router as compared to the 5×5 crossbar. The proposed router has been simulated for uniform, transpose and negative exponential distribution (NED) traffic patterns. The simulation results show the significant reduction in average packet latency at the expense of negligible area overhead.

Request Access

You do not own this content. Please login to recommend this title to your institution's librarian or purchase it from the IGI Global bookstore.