Welcome to the InfoSci Platform
Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems

Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems

Kameswar Rao Vaddina, Pasi Liljeberg, Juha Plosila
Copyright: © 2013 |Volume: 4 |Issue: 3 |Pages: 21
ISSN: 1947-9220|EISSN: 1947-9239|EISBN13: 9781466634350|DOI: 10.4018/jaras.2013070104
Cite Article Cite Article

MLA

Vaddina, Kameswar Rao, et al. "Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems." IJARAS vol.4, no.3 2013: pp.61-81. http://doi.org/10.4018/jaras.2013070104

APA

Vaddina, K. R., Liljeberg, P., & Plosila, J. (2013). Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems. International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS), 4(3), 61-81. http://doi.org/10.4018/jaras.2013070104

Chicago

Vaddina, Kameswar Rao, Pasi Liljeberg, and Juha Plosila. "Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems," International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS) 4, no.3: 61-81. http://doi.org/10.4018/jaras.2013070104

Export Reference

Mendeley
Favorite Full-Issue Download

Abstract

Technology scaling has brought about dramatic rises in the on-chip power density of modern microprocessors. This has led to greater scrutiny and awareness of thermal management techniques which allows to uphold the thermal integrity of the chip. Higher temperatures or uneven distribution of temperatures result in timing uncertainties which induces performance and reliability concerns for the system. Future thermal problems would include 3D circuits. Three-dimensional technology offers greater device integration, reduced signal delay and reduced interconnect power. It also provides greater design flexibility by allowing heterogeneous integration. However, 3D technology also exacerbates the on-chip thermal issues and increases packaging and cooling costs. In order to resolve these issues, and avoid high and uneven temperatures, accurate thermal modeling and analysis, and thermal-aware placement optimizations are essential before tapeout. This paper presents an exploration of temperature-aware placement approaches in both the 2D and 3D stacked systems. Various thermal models were developed to investigate the effect of uniform power distribution, thermal-aware placement in 2D chips and 3D stacked systems on the thermal performance of the system thereby providing with metrics which can be used for thermal-aware mapping.

Request Access

You do not own this content. Please login to recommend this title to your institution's librarian or purchase it from the IGI Global bookstore.