Welcome to the InfoSci Platform
Performance and Complexity Evaluation of OTR-UWB Receiver

Performance and Complexity Evaluation of OTR-UWB Receiver

Hossein Gharaee, Abdolreza Nabavi, Jalil ("Joe") Etminan
Copyright: © 2009 |Volume: 1 |Issue: 3 |Pages: 16
ISSN: 1941-8663|EISSN: 1941-8671|ISSN: 1941-8663|EISBN13: 9781616921026|EISSN: 1941-8671|DOI: 10.4018/jitn.2009070104
Cite Article Cite Article

MLA

Gharaee, Hossein, et al. "Performance and Complexity Evaluation of OTR-UWB Receiver." IJITN vol.1, no.3 2009: pp.62-77. http://doi.org/10.4018/jitn.2009070104

APA

Gharaee, H., Nabavi, A., & Etminan, J. J. (2009). Performance and Complexity Evaluation of OTR-UWB Receiver. International Journal of Interdisciplinary Telecommunications and Networking (IJITN), 1(3), 62-77. http://doi.org/10.4018/jitn.2009070104

Chicago

Gharaee, Hossein, Abdolreza Nabavi, and Jalil ("Joe") Etminan. "Performance and Complexity Evaluation of OTR-UWB Receiver," International Journal of Interdisciplinary Telecommunications and Networking (IJITN) 1, no.3: 62-77. http://doi.org/10.4018/jitn.2009070104

Export Reference

Mendeley
Favorite Full-Issue Download

Abstract

This article presents a new transmitted reference UWB receiver, which utilizes the orthogonal property of even and odd order derivatives of Gaussian pulses in neighboring chips for synchronization. This system, referred to as orthogonal TR-UWB (OTR-UWB), employs only a single spreading code, which results in much lower mean detection time compared to DS-UWB systems. The hardware complexity for OTR-UWB receiver is significantly reduced against conventional TR-UWB systems. In addition, simulation results show that BER performance is improved, while the new system is capable of supporting higher data rates. Also, this article presents the FPGA implementation of OTR-UWB, with a bit-rate of 25Mb/s without using equalizer. In addition, we present the DSP algorithm of baseband. Hardware of this system is implemented on two different FPGAs from ALTERA and XILINX, CycloneII (EP2C35F672C6) and Spartan 3 (3s4000fg676-5). Gate estimation and power analysis are performed by Quartus II 7.2 (ALTERA) and ISE 8.1 (XILINX) softwares.

Request Access

You do not own this content. Please login to recommend this title to your institution's librarian or purchase it from the IGI Global bookstore.