Design, Fabrication and Characterization of an α - Si:H / α - SiCN waveguide multistack for electro-optical modulation

Sandro Rao, Maria A. Nigro, Francesco Suriano, Francesco G. Della Corte Department of Information Science, Mathematics, Electronics and Transportations (DIMET) "Mediterranea" University Via Graziella Località Feo di Vito I-89060 Reggio Calabria, Italy +39 0965875284

sandro.rao@unirc.it

ABSTRACT

This paper reports the design, fabrication and characterization of a planar waveguide based on an hydrogenated amorphous silicon (*a*-Si:H) – silicon carbonitride (SiC_xN_y) multistack for the realization of passive and active optical components at the wavelength 1.3 - 1.5 μ m. The waveguide was realized by low temperature plasma enhanced chemical vapour deposition (PECVD) compatible with standard microelectronic technologies. Electro-optical modulation at λ = 1.5 μ m is demonstrated in this waveguide. The device operates by varying the free carrier concentration to change the Si absorption coefficient in the guiding region. It has been modelled using the two-dimensional (2-D) device simulation package SILVACO and the optical simulator Beam PROP to determine its electrical and optical performances, respectively.

Keywords

Integrated optics, modulator, electrooptics, electroabsorption, waveguides.

1. INTRODUCTION

Optical switches and modulators are essential components for some integrated optic applications. Thanks to its cheap and well established technology crystalline silicon (c-Si) is an ideal candidate for the realization of these optoelectronic devices in the near infrared region, an ample volume of work exists in the field [1, 2].

For decades, hydrogenated amorphous silicon (*a*-Si:H) was considered as an optoelectronic material almost exclusively for low-cost photovoltaic applications. Only recently new applications have been proposed in the optical communication area for the detection of photons [3], and for lightwave guiding [4]. All-optical and thermo-optical effects have also been exploited in *a*-Si:H to demonstrate modulation or switching actions in planar devices for integrated photonic [5, 4]. Electro-optical effects have been rarely considered in this material due to the weak incidence of electric field on the refractive index [6], on one side, and the difficulty of reaching effective carrier injection across p-n junctions in amorphous semiconductors.

Nano-Net 2007 September 24-26, 2007, Catania, Italy. Copyright 2007 ICST ISBN 978-963-9799-10-3 DOI 10.4108/ICST.NANONET2007.2221 Caterina Summonte IMM-CNR Unit of Bologna, Via Gobetti, 101, I- 40129, Bologna, Italy

> Alberto Scandurra ST Microelectronics Stradale Primosole, 50 95123 Catania, Italy

In this paper, we report results on light modulation through field-induced carrier accumulation in a 1.2-cm-long *a*-Si:H/*a*-SiCN multi-stack waveguiding structure deposited by low-temperature PECVD on a c-Si substrate. The Si₃N₄ cladding layer and the good quality of the *a*-Si:H confer the waveguide strong vertical confinement and low losses at $\lambda = 1.5 \mu m$.

2. DESIGN AND FABRICATION

The cross section of the realized device is sketched in Fig. 1. It consists of three alternate bi-layers of 1 µm-thick *a*-Si:H with 30 nm *a*-SiCN, deposited on a <100> Silicon substrate. The substrate and the stack are separated by a 0.39 µm-thick Si₃N₄ low refractive index cladding layer. Due to the steep change in the refractive indices between the two materials (*a*-Si:H and Si₃N₄), $\Delta n \approx 2$, a strong vertical confinement is achieved. A transparent conductive ITO thin film forms the top contact, while the bottom contact is the Si substrate itself.



Figure 1. Schematic cross section of the realised planar waveguide (left) and the corresponding refractive index depth profile (right). The crystalline silicon substrate is 300 µm thick.

In earlier works [7] the ternary (Si, N, C) was exploited aiming at the production of a material with good insulating electrical properties and improved interfaces with amorphous silicon.

Optimized samples of SiC_XN_Y are, to date, applied only as dielectric layer to *a*-Si:H thin film transistors (TFTs) in place of the traditional SiN_X gate insulator.

In our device the three thin *a*-SiCN highly insulating layers break the conduction between the *a*-Si:H films so that the device electrically behaves in fact as the series of three capacitors. The application of a voltage across the stack therefore produces an accumulation of electrons and holes respectively at the opposite sides of the dielectric films, and therefore at intermediate depths across the waveguide. This approach has been proven to enhance the free carrier induced effects on the optical propagation characteristics. The carrier distributions under bias were first determined in the structure by performing electrical simulations with *ATLAS*. A similar device, but designed for crystalline silicon technology, was recently proposed by Barrios [8].

The fabrication begins with a surface-smoothing treatment, using H₂SO₄+H₂O₂ and HF solutions on the n-type highly doped c-Si substrate (ρ =0.025 Ω -cm). The substrate is then loaded into the four-chamber RF (13.56 MHz) system. First, a 0.39 µm layer of Si₃N₄ is deposited from the plasma-assisted decomposition of SiH₄ and NH₃, at a RF power of P_{RF} = 4W. Subsequently, a 1 µm thick *a*-Si:H layer is deposited in SiH₄ atmosphere, followed by the deposition of the *a*-SiCN from a gaseous mixture of SiH₄, NH₃ and CH₄. Forth / fifth and sixth / seventh depositions were made under the same conditions as the second / third ones. Temperature was 220°C for all steps and the total deposition time was approximately six hours. The top ITO film was deposited by magnetron sputtering and is 80 nm thick.

Table 1 summarizes the fundamental process parameters. The refractive indices *n* of the films were measured on separate samples deposited on corning glass under the same conditions. Data at $\lambda = 1.55 \mu m$ are also reported in Table 1.

3. NUMERICAL SIMULATION RESULTS

As mentioned, from an electrical point of view, the proposed structure, made of alternate layers of a-Si:H and *a*-SiCN, in fact behaves as a series of capacitors. The application of a biasing voltage between the ITO layer and the substrate determines an accumulation of holes and electrons at the opposite sides of each internal *a*-SiCN insulating layer.

The carrier distributions under bias were first determined in the structure by performing electrical simulations with a finite element CAD code specifically designed for the simulation of solid-state devices including amorphous semiconductor regions, *ATLAS* [10]. The fig. 2 illustrates the excess electrons and holes across one *a*-Si:H layer, between the two interfaces with *a*-SiCN, for applied biases of 3V and 20V across one *a*-SiCN/a-Si:H/*a*-SiCN stack.

The waveguide propagation losses were measured by the cutback technique. We calculated a loss coefficient of 1.1 ± 0.2 dB/cm.

This value is in agreement with that estimated by the numerical electromagnetic-wave solver based on the Beam Propagation Method (BPM) [11]. The resulting attenuations for the TE_0 and TM_0 modes were, in fact, 1.2 and 2.0 dB/cm, respectively.

According to numerical simulations, a single mode waveguide is obtained starting from the proposed structure once a 15 μ m wide rib is defined by wet etching in HCl solution of the ITO top layer.



Figure 2. Electron and hole concentration profiles calculated close to the a-Si:H/SiCN interfaces. The applied biases are 3V and 20 V, measured between A and B in the same figure.

4. ELECTRO-OPTICAL MODULATION

In this section the optical and modulation characteristics of the device are presented and discussed.

The principle used to modulate the light signal is the variation of the free carrier concentration at the multiple a-Si:H/a-SiCN interfaces. The Si refractive index and absorption coefficient depend on free carrier concentration by the dispersion relation [9] that can be derived, in first order approximation, from the classical Drude model:

$$\Delta n = -\frac{e^2 \lambda^2}{8\pi^2 c^2 \varepsilon_0 n} \left(\frac{\Delta N_e}{m_e} + \frac{\Delta N_h}{m_h} \right) \tag{1}$$

$$\Delta \alpha = \frac{e^3 \lambda^2}{4\pi^2 c^3 \varepsilon_0 n} \left(\frac{\Delta N_e}{m_e^2 \mu_e} + \frac{\Delta N_h}{m_h^2 \mu_h} \right)$$
(2)

| Material | RF (MHz) | P gen (W) | Pres (mbar) | T sub (°C) | t dep (min) | Process Gas | (sccm) | n | α (dB/cm) | σ (S/cm) |
|--------------------------------|----------|-----------|-------------|------------|------------------------|--|-----------------------|-------|------------------|-----------------------|
| Si ₃ N ₄ | 13.56 | 4 | 0.8 | 220 | 26' | SiH ₄ 1.5 | NH ₃ 68 | 1.774 | - | - |
| a-Si:H | 13.56 | 4 | 0.53 | 220 | 1 ^h 48'20'' | SiH ₄ 20 | | 3.4 | 1.027 | 2.6 10-9 |
| a-SiCN | 13.56 | 4 | 0.53 | 220 | 3'5'' | SiH ₄ NH ₃ 8 24 | CH ₄ 8 | 2.03 | - | 5.2 10 ⁻¹⁶ |

Table 1. Deposition parameters, conductibility σ , refractive index *n*, and absorption coefficient α measured at 1.5 µm

where Δn and $\Delta \alpha$ are the variations of the real part of the refractive index (*n*) and of the absorption coefficient (α) due to the free carrier concentration change, *e* is the electron charge, ε is the permittivity in free space, *n* is the refractive index of intrinsic Si, μ is the free carrier mobility, *m* are the effective masses, ΔN is the free carrier concentration variation, and λ is the wavelength. The subscripts *e* and *h* refer to electrons and holes, respectively.

As mentioned, the multilayer stack we presented consists of *a*-SiCN films (order of tenths of nanometres) with a measured conductivity around $\sigma = 5.2 \times 10^{-16}$ S cm⁻¹ which is seven orders of magnitude lower than amorphous silicon.

The presence of the 30 nm *a*-SiCN between two layers of *a*-Si:H creates a capacitive device. By applying an external electric field, a carrier accumulation is created at the *a*-Si:H/*a*-SiCN interfaces. The effect of introducing three *a*-SiCN regions enhances the overall number of accumulated free carriers distributed across the waveguide cross section, and consequently, increases the modulation efficiency with respect to conventional waveguide modulators based on the variation of the absorption coefficient.



Figure 3. Transmitted modulated intensity light and square voltage pulses applied to the electrodes.

Figure 3 shows the modulated light intensity at the output and the signal voltage applied across the device. When an electric field is applied, according to the Drude theory, the free carrier population induced in the semiconductor (a-Si:H) results in a change of the infrared dielectric properties, in particular increasing the absorption coefficient. In this condition the

modulator is held in the on-state. The most direct parameter that can be measured is the modulation depth, defined as:

$$M = \frac{I_{MAX} - I_{MIN}}{I_{MAX}}$$
(3)

where I_{MAX} and I_{MIN} are the maximum and minimum intensity of the transmitted signal. By applying a square waveform $V_{\text{peak-peak}} = 20V$ a modulation depth of ~7% is obtained.

Moreover, the dependence of M on the amplitude of the modulating signal is shown in Fig. 4.



Figure 4. Dependence of *M%* on the amplitude of the modulating signal.

As expected, increasing the V_{peak-peak} applied across the device, which leads to higher carrier accumulation at the Si:H/*a*-SiCN interfaces, a rise of M is obtained around 9%, where the phenomenon saturates.

5. CONCLUSION

In the present paper we described a new planar based waveguide consisting of an *a*-Si:H/*a*-SiCN waveguide multistack deposited by low-temperature PECVD on a c-Si substrate. Propagation losses as low as 1.2 dB/cm have been measured at $\lambda = 1.55 \mu m$.

The presence of three *a*-SiCN regions interposed between *a*-Si:H layers results to be very positive in order to induce a higher carrier accumulation and, consequently, to increase the modulation efficiency with respect to conventional waveguide modulators based on the variation of the absorption coefficient.

The modulation depth M was measured in correspondence of square voltage pulses applied; M data are observed to increase with the amplitude of the modulating signal.

Technologically, the fabrication process, involves temperatures under 220°C, being this fully compatible with standard microelectronic processes and in particular suitable to realization of optoelectronic integrated circuits.

6. REFERENCES

[1] R. A. Soref, "Silicon-based optoelectronics"; Proc. IEEE, vol. 81, pp. 1687–1706, 1993.

[2] G. T. Reed and A. P. Knights, "Silicon Photonics: An Introduction", Wiley, New York, 2004.

[3] G. Cocorullo, F.G. Della Corte, I. Rendina, C. Minarini, A. Rubino, E. Terzini "Amorphous silicon waveguides and light modulators for integrated photonics realised by low-temperature plasma enhanced chemical vapour deposition" OPT. LETT., Vol. 21, n° 24, pp. 2002-2004, 1996

[3] M. Okamura, S. Suzuki, "Infrared photodetection using a-Si:H photodiode", IEEE PHOT. TECH. LETT., Vol. 6 (3), pp. 412–414, 1994

[4] G. Cocorullo, F. G. Della Corte, R. De Rosa, I. Rendina, A. Rubino, and E. Terzini, "Amorphous silicon-based guided-wave passive and active devices for silicon integrated optoelectronics" IEEE J. SEL. TOP. QUANTUM ELECTRON. Vol. 4 (6), pp. 997–1001, 1998

[5] F. G. Della Corte, M. Gagliardi, M. A. Nigro, and C. Summonte "In-guide pump and probe characterization of photoinduced absorption in hydrogenated amorphous silicon thin films"; JOURNAL OF APPLIED PHYSICS, 100, 033104 (2006)

[6] M.Zelikson, K. Weiser, A. Chack, J. Kanicki "Direct determination of the quadratic electro-optic coefficient in an a-Si:H based waveguide"; JOURNAL OF NON-CRYSTALLINE SOLIDS, 198-200 (1996) 107-110

[7] G. Lavareda, C. Nunes de Carvalho, E. Fortunato, A. Amaral, and A.R. Ramos *"Properties of a-Si:H TFTs using silicon carbonitride as dielectric";* JOURNAL OF NON-CRYSTALLINE SOLIDS, 338–340 (2004) 797–801

[8] C. A. Barrios "Electrooptic Modulation of Multisilicon-on-Insulator Photonic Wires"; JOURNAL OF LIGHTWAVE TECHNOLOGY, Vol. 24, n° 5, May 2006

[9] T. S. Moss, G. J. Burrell, and B. Ellis, "Semiconductor Opto-Electronics", London, U.K.: Butterwoth, 1973.

[10] ATLAS device simulation software user's manual, SILVACO Int., Santa Clara, CA, 2005

[11] RSoft Photonics CAD Layout User Guide, Rsoft Design Group, Inc. Physical Layer Division, 200 Executive Blvd. Ossining, NY 10562