A Simulated Annealing based Energy Efficient Task Scheduling Algorithm for Multi-core Processors

Pratik S.; Abhishek Mishra

Research.Publish.Connect.

*Please fill out at least one Field. *Value must be an number!

Title:
ISBN:
Year:
Acronym:
Subject:

Advanced Search Proceedings Search

If you're looking for an exact phrase use quotation marks on text fields.

*Please fill out at least one Field.

Title:
Author:
Affiliation:
Subject:

Advanced Search Papers Search

If you're looking for an exact phrase use quotation marks on text fields.

*Please fill out at least one Field.

Name:
Affiliation:
Country:
Conference:
Subject:

Advanced Search Authors Search

If you're looking for an exact phrase use quotation marks on text fields.

*Please fill out at least one Field.

Name:
Country:
Subject:

Advanced Search Affiliations Search

If you're looking for an exact phrase use quotation marks on text fields.

Proceedings

Proceedings Search *Please fill out at least one Field. *Value must be an number!

Title:
ISBN:
Year:
Acronym:
Subject:

Advanced Search Proceedings Search

If you're looking for an exact phrase use quotation marks on text fields.

Papers

Papers Search *Please fill out at least one Field.

Title:
Author:
Affiliation:
Subject:

Advanced Search Papers Search

If you're looking for an exact phrase use quotation marks on text fields.

Authors

Authors Search *Please fill out at least one Field.

Name:
Affiliation:
Country:
Conference:
Subject:

Advanced Search Authors Search

If you're looking for an exact phrase use quotation marks on text fields.

Advanced Search

Paper

A Simulated Annealing based Energy Efficient Task Scheduling Algorithm for Multi-core Processors

Topics: Applications: Games and Entertainment Technologies, Evolutionary Robotics, Evolutionary Art and Design, Industrial and Real World applications, Computational Economics and Finance; Evolutionary Search and Meta-heuristics

In Proceedings of the 13th International Joint Conference on Computational Intelligence - Volume 0IJCCI, 81-87, 2021

Authors: Pratik S. and Abhishek Mishra

Affiliation: Department of Computer Science & Information Systems, Birla Institute of Technology and Science Pilani, Pilani, 333 031, India

Keyword(s): Multi-core Processors, Randomized Algorithm, Scheduling, Simulated Annealing, Task Allocation.

Abstract: In this paper we propose a Simulated Annealing (SA) based energy-efficient task scheduling algorithm for multi-core processors, the Simulated Annealing Energy Efficient Task Scheduling Algorithm (SAEETSA), and compare it with another algorithm, the Energy Efficient Task Scheduling Algorithm (EETSA). Our results show that for dual-core processors the SAEETSA algorithm is taking up to 16.78% less energy as compared to the EETSA algorithm, and for tri-core processors, the SAEETSA algorithm is taking up to 26.97% less energy as compared to the EETSA algorithm.

CC BY-NC-ND 4.0

Guest: Register as new SciTePress user now for free.

SciTePress user: please login.

My Papers

You are not signed in, therefore limits apply to your IP address 3.129.210.17

In the current month:

Recent papers: 100 available of 100 total

2⁺ years older papers: 200 available of 200 total

Paper citation in several formats:

S., P. and Mishra, A. (2021). A Simulated Annealing based Energy Efficient Task Scheduling Algorithm for Multi-core Processors. In Proceedings of the 13th International Joint Conference on Computational Intelligence (IJCCI 2021) - IJCCI; ISBN 978-989-758-534-0; ISSN 2184-3236, SciTePress, pages 81-87. DOI: 10.5220/0010625900003063

@conference{ijcci21,
author={Pratik S.. and Abhishek Mishra.},
title={A Simulated Annealing based Energy Efficient Task Scheduling Algorithm for Multi-core Processors},
booktitle={Proceedings of the 13th International Joint Conference on Computational Intelligence (IJCCI 2021) - IJCCI},
year={2021},
pages={81-87},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0010625900003063},
isbn={978-989-758-534-0},
issn={2184-3236},
}

TY - CONF

JO - Proceedings of the 13th International Joint Conference on Computational Intelligence (IJCCI 2021) - IJCCI
TI - A Simulated Annealing based Energy Efficient Task Scheduling Algorithm for Multi-core Processors
SN - 978-989-758-534-0
IS - 2184-3236
AU - S., P.
AU - Mishra, A.
PY - 2021
SP - 81
EP - 87
DO - 10.5220/0010625900003063
PB - SciTePress