Capturing post-silicon variation by layout-aware path-delay testing | IEEE Conference Publication | IEEE Xplore