A Critical-Section-Level timing synchronization approach for deterministic multi-core instruction-set simulations | IEEE Conference Publication | IEEE Xplore