A fast and accurate methodology for power estimation and reduction of programmable architectures | IEEE Conference Publication | IEEE Xplore