Active power-gating-induced power/ground noise alleviation using parasitic capacitance of on-chip memories | IEEE Conference Publication | IEEE Xplore