Architecture and optimal configuration of a real-time multi-channel memory controller | IEEE Conference Publication | IEEE Xplore