High-level modeling and synthesis for embedded FPGAs | IEEE Conference Publication | IEEE Xplore