Verification-guided voter minimization in triple-modular redundant circuits | IEEE Conference Publication | IEEE Xplore