Interconnect test for 3D stacked memory-on-logic | IEEE Conference Publication | IEEE Xplore