Hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors | IEEE Conference Publication | IEEE Xplore