Exploiting expendable process-margins in DRAMs for run-time performance optimization | IEEE Conference Publication | IEEE Xplore