Mixed allocation of adjustable delay buffers combined with buffer sizing in clock tree synthesis of multiple power mode designs | IEEE Conference Publication | IEEE Xplore