Abstract
We introduce two properties of the design process called the arbitrary composability and the linear effort properties. We argue that a design paradigm, which has these two properties is scalable and has the potential to keep up with the pace of technology advances. Then we discuss some of the trends that will enforce significant changes on current design methodologies and techniques. Finally, we argue that the emerging Network-on-Chip (NoC) paradigm promises to address these trends and challenges and has all prerequisites to provide the arbitrary composability and the linear effort properties. Consequently we conclude that NoC is a likely basis for future System-on-Chip platforms and methodologies.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Semiconductor Industry Association. Interbational technology roadmap for semiconductors. Technical report, World Semiconductor Council, 1999. Edition 1999.
James A. Rowson and Alberto Sangiovanni-Vincentelli. Interface-based design. In Proc. of the 34th Design Automation Conference, 1997.
Kurt Keutzer, Sharad Malik, Richard Newton, Jan Rabaey, and Alberto Sangiovanni-Vincentelli. System-level design: Orthogonalization of concerns and platform-based design. IEEE Trasnactions on Computer-Aided Design of Integrated Circuits and Systems, 19(12):1523–1543, Decmber 2000.
Marco Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vincentelli. Addressing the system-on-a-chip interconnect woes through communication-based design. In Proceedings of the 38th Design Automation Conference, June 2001.
Dennis Sylvester and Kurt Keutzer. Getting to the bottom of deep submicron. In Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, pages 203–211, 1998.
Dennis Sylvester and Kurt Keutzer. Getting to the bottom of deep submicron ii: a global wiring paradigm. In Proceedings of the 1999 International Symposium on Physical Design, pages 193–200, 1999.
Thomas Meincke, Ahmed Hemani, S. Kumar, P. Ellervee, J. Öberg, T. Olsson, P. Nilsson, D. Lindqvist, and H. Tenhunen. Globally asynchronous locally synchronous architecture for large high performance ASICs. In Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS), volume II, pages 512–515, Orlando, USA, May 1999.
Pierre Guerrier and Alain Greiner. A generic architecture for on-chip packet-switched interconnections. In Proceedings of Design, Automation and test in Europe, pages 250–256, 2000.
Shashi Kumar, Axel Jantsch, Juha-Pekka Soininen, Martti Forsell, Mikael Millberg, Johnny Öberg, Kari Tiensyrjä, and Ahmed Hemani. A network on chip architecture and design methodology. In Proceedings of IEEE Computer Society Annual Symposium on VLSI, April 2002.
William J. Dally and Brian Towles. Route packets, not wires: Onchip interconnection networks. In Proceedings of the 38th Design Automation Conference, June 2001.
Edwin Rijpkema, Kees Goossens,, and Paul Wielage. A router architecture for networks on silicon. In Proceedings of Progress 2001, 2nd Workshop on Embedded Systems, October 2001.
Drew Wingard. MicroNetwork-based integration of SOCs. In Proceedings of the 38th Design Automation Conference, June 2001.
K. Goossens, J. van Meerbergen, A. Peeters, and P. Wielage. Networks on silicon: Combining best-effort and guaranteed services. In Proceedings of the Design Automation and Test Conference, March 2002.
Michael Bedford Taylor, Jason Kim, Jason Miller, David Wentzlaff, Fae Ghodrat, Ben Greenwald, Paul Johnson Henry Hoffman, JaeWook Lee, Walter Lee, Albert Ma, Arvind Saraf, Mark Seneski, Nathan Shnidman, Matt Frank Volker Strumpen, Saman Amarasinghe, and Anant Agarwal. The Raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE Micro, 22(2):25–35, March/April 2002.
Michael Keating and Pierre Bricaud. Reuse Methodology Manual for System-on-Chip Designs. Kluwer Acadcmaic Publishers, 1998.
Terry Thomas. Technology for ip reuse and portability. IEEE Design & Test of Computers, 16(4):6–15, October 1999.
Henry Chang, Larry Cooke, Merrill Hunt, Grant Martin, Andrew McNelly, and Lee Todd. Surviving the SOC Revolution-A Guide to Platform-Based Design. Kluwer Academic Publishers, 1999.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Kluwer Academic Publishers
About this chapter
Cite this chapter
Jantsch, A., Tenhunen, H. (2003). Will Networks on Chip Close the Productivity Gap?. In: Jantsch, A., Tenhunen, H. (eds) Networks on Chip. Springer, Boston, MA. https://doi.org/10.1007/0-306-48727-6_1
Download citation
DOI: https://doi.org/10.1007/0-306-48727-6_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7392-2
Online ISBN: 978-0-306-48727-9
eBook Packages: Springer Book Archive